Abstract: This paper presents a methodology to emulate Single Event Upsets (SEUs) in Field Programmable Gate Array (FPGA) flip-flops (FFs). Since the content of a FF is not modifiable through the FPGA ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results